ICEBERG : An Involutional Cipher Efficient for Block Encryption in Reconfigurable Hardware
نویسندگان
چکیده
We present a fast involutional block cipher optimized for reconfigurable hardware implementations. ICEBERG uses 64-bit text blocks and 128-bit keys. All components are involutional and allow very efficient combinations of encryption/decryption. Hardware implementations of ICEBERG allow to change the key at every clock cycle without any performance loss and its round keys are derived “on-the-fly” in encryption and decryption modes (no storage of round keys is needed). The resulting design offers better hardware efficiency than other recent 128-key-bit block ciphers. Resistance against side-channel cryptanalysis was also considered as a design criteria for ICEBERG.
منابع مشابه
Secure and Efficient Use of Reconfigurable Hardware Devices in Symmetric Cryptography
Due to its potential to greatly accelerate a wide variety of applications, reconfigurable computing has gained importance in the industrial development of digital signal processing. Recent devices such as Field Programmable Gate Arrays (FPGAs) can notably be used to deal with the high throughput constraints of video processing applications. They also constitute attractive options for the design...
متن کاملData Security Using Advanced Encryption Standard (aes) in Reconfigurable Hardware for Sdr Based Wireless Systems
A software defined radio (SDR) is a radio transmitter/receiver that uses reconfigurable hardware and software for encoding/decoding, modulation/demodulation, and encrypting/decrypting. This allows much more power and flexibility when designing any radio system. The AES algorithm is a block cipher that can encrypt and decrypt digital information. The AES algorithm is capable of using cryptograph...
متن کاملPerformance Analysis of Fixed, Reconfigurable, and Custom Architectures for the SCAN Image and Video Encryption Algorithm
This paper briefly presents a block cipher encryption architecture and a reconfigurable logic based hardware design for the SCAN encryption algorithm. Detailed performance results are presented for still images as well as video, and the reconfigurable architecture is compared to software-only implementations of the same algorithm as well as a preliminary ASIC design.
متن کاملFPGA Can be Implemented Using Advanced Encryption Standard Algorithm
This paper mainly focused on implementation of AES encryption and decryption standard AES-128. All the transformations of both Encryption and Decryption are simulated using an iterativedesign approach in order to minimize the hardware consumption. This method can make it avery low-complex architecture, especially in saving the hardware resource in implementing theAES InverseSub Bytes module and...
متن کاملBitCryptor: Bit-Serialized Compact Crypto Engine on Reconfigurable Hardware
There is a significant effort in building lightweight cryptographic operations, yet the proposed solutions are typically singlepurpose modules that can implement a single functionality. In contrast, we propose BitCryptor, a multi-purpose, bit-serialized compact processor for cryptographic applications on reconfigurable hardware. The proposed crypto engine can perform pseudo-random number genera...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004